



CMLDM7003TEG

**ENHANCED SPECIFICATION
SURFACE MOUNT PICOmini™
DUAL N-CHANNEL
SILICON MOSFET**

PICOmini™



SOT-563 CASE

Central™ Semiconductor Corp.

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CMLDM7003TEG is an Enhancement-mode N-Channel Field Effect Transistor, manufactured by the N-Channel DMOS Process, designed for high speed pulsed amplifier and driver applications. These special Dual Transistor devices offer low drain-source on state resistance ($r_{DS(ON)}$) and ESD protection up to 2kV, and a Gate-Source Threshold Voltage ($V_{GS(th)}$) of 0.75V MIN to 1.0V MAX.

MARKING CODE: TEG

FEATURES:

- ESD protection up to 2kV
- Device is **Halogen Free** by design

ENHANCED SPECIFICATION: $V_{GS(th)} = 1.0V \text{ MAX}$

MAXIMUM RATINGS: ($T_A=25^\circ\text{C}$)

	SYMBOL		UNITS
Drain-Source Voltage	V_{DS}	50	V
Drain-Gate Voltage	V_{DG}	50	V
Gate-Source Voltage	V_{GS}	12	V
Continuous Drain Current	I_D	280	mA
Maximum Pulsed Drain Current	I_{DM}	1.5	A
Power Dissipation (Note 1)	P_D	350	mW
Power Dissipation (Note 2)	P_D	300	mW
Power Dissipation (Note 3)	P_D	150	mW
Operating and Storage Junction Temperature	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$
Thermal Resistance	Θ_{JA}	357	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS PER TRANSISTOR: ($T_A=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I_{GSSF}, I_{GSSR}	$V_{GS}=5V$			50	nA
I_{GSSF}, I_{GSSR}	$V_{GS}=10V$			0.5	μA
I_{GSSF}, I_{GSSR}	$V_{GS}=12V$			1.0	μA
I_{DSS}	$V_{DS}=50V, V_{GS}=0V$			50	nA

Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0 mm²

(2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0 mm²

(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4 mm²

R0 (3-June 2008)


**ENHANCED SPECIFICATION
SURFACE MOUNT PICOminiTM
DUAL N-CHANNEL
SILICON MOSFET**

ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: ($T_A=25^{\circ}\text{C}$ unless otherwise noted)


SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
BV_{DSS}	$V_{GS}=0V, I_D=10\mu A$	50			V
◆ $V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	0.75		1.0	V
V_{SD}	$V_{GS}=0V, I_S=115mA$			1.4	V
$r_{DS(ON)}$	$V_{GS}=1.8V, I_D=50mA$		1.6	2.3	Ω
$r_{DS(ON)}$	$V_{GS}=2.5V, I_D=50mA$		1.3	1.9	Ω
$r_{DS(ON)}$	$V_{GS}=5.0V, I_D=50mA$		1.1	1.5	Ω
g_{FS}	$V_{DS}=10V, I_D=200mA$	200			mS
C_{rSS}	$V_{DS}=25V, V_{GS}=0, f=1.0MHz$			5.0	pF
C_{iSS}	$V_{DS}=25V, V_{GS}=0, f=1.0MHz$			50	pF
C_{OSS}	$V_{DS}=25V, V_{GS}=0, f=1.0MHz$			25	pF

◆ Enhanced specification.

SOT-563 CASE - MECHANICAL OUTLINE



CMLDM7003TEG



LEAD CODE:

- 1) GATE Q1
- 2) SOURCE Q1
- 3) DRAIN Q2
- 4) GATE Q2
- 5) SOURCE Q2
- 6) DRAIN Q1

MARKING CODE: TEG

R0 (3-June 2008)